

Product Overview

NSE34050Q-Q1 is a quad channel 50mΩ high-side switch with protection and diagnostics for 12V automotive system applications. It's designed for driving all types automotive resistive, inductive or capacitive loads.

This device provides advanced protective functions in fault conditions, such as overvoltage clamp, current limitation, thermal shutdown and off-state diagnosis.

A FaultRST pin can be used to latch or retry the output in case of fault.

A sense enable pin allows lower power dissipation when it is disabled.

Key Features

- AEC-Q100 qualified for Grade 1:
 - Junction temperature(T_J) range from -40°C to 150°C
- Quad-Channel 50mΩ high-side switch
- Operating voltage range 4-28V with 40V load dump capability
- High-Accuracy Current Sense: $\pm 25\%$ Under 200- mA Load
- Protections
 - Current limit: 27A(NSE34050Q-Q1)/8A (NSE34051Q-Q1)
 - 48V overvoltage clamp for inductive loads protection
 - Thermal shutdown protection
 - Thermal swing protection when ΔT exceeds 60°C
 - Loss of ground and loss of Vcc protection
 - Undervoltage shutdown
 - Reverse battery protection with turning the power MOS on
- Full fault diagnostic:

- Thermal shutdown diagnosis
- Off-state open-load diagnosis
- Output short to Vcc diagnosis
- Current limitation or output short to ground diagnosis

- Low standby current: <500nA
- Enhanced low electromagnetic susceptibility


Applications

- All types automotive resistive, inductive or capacitive loads
- Driving high inrush current loads

Device Information

Part Number	Package	Body Size
NSE34050Q-Q1	PSSO-16	4.9mm x 3.9mm
NSE34051Q-Q1	PSSO-16	4.9mm x 3.9mm


Typical Application



Index

1. BLOCK DIAGRAM.....	3
2. PIN CONFIGURATION AND FUNCTIONS.....	3
3. RECOMMENDED CONNECTIONS FOR UNUSED PINS.....	4
4. ABSOLUTE MAXIMUM RATINGS.....	4
5. THERMAL INFORMATION.....	5
6. SPECIFICATIONS.....	5
6.1. ELECTRICAL CHARACTERISTICS.....	5
6.2. TYPICAL PERFORMANCE CHARACTERISTICS.....	12
6.2.1. <i>True table</i>	12
6.2.2. <i>Current sense MUX address</i>	13
7. PROTECTIONS.....	14
7.1. CURRENT LIMITATION.....	14
7.1.1. <i>Retry strategy</i>	14
7.2. THERMAL SHUTDOWN AND THERMAL SWING.....	18
7.3. INDUCTIVE LOAD VOLTAGE CLAMP.....	18
7.4. REVERSE POLARITY PROTECTION.....	18
7.5. LOSS OF BATTERY AND LOSS OF GROUND PROTECTION.....	18
8. APPLICATION INFORMATION.....	19
.....	19
8.1. PERIPHERAL CONNECTION METHOD OF GND PIN.....	19
8.2. MCU IO PIN PROTECTION.....	19
8.3. SELECTION VALUE OF RSENSE.....	20
9. ELECTRICAL CHARACTERISTICS CURVES.....	21
10. IMMUNITY AGAINST TRANSIENT ELECTRICAL DISTURBANCES.....	22
11. PACKAGE AND PCB THERMAL DATA.....	23
12. PACKAGE INFORMATION.....	24
12.1. PSSO-16.....	24
13. REVISION HISTORY.....	25
IMPORTANT NOTICE.....	25

1. Block diagram



2. Pin Configuration and Functions




Figure 1 Pin Configuration

Table 1 PSSO-16 Pin Configuration and Description

PIN NO.	SYMBOL	FUNCTION
1, 8, 9, 16	OUTPUT _{0,1,2,3}	Power output.
2	SEn	Digital signal enables the CS diagnostic pin, active high.
3, 6, 11, 14	INPUT _{0,1,2,3}	Digital signal to control the channel n on/off, active high.
4	GND	Ground connection.
5	FaultRST	Digital signal to control the device auto-retry or latch-off in case of fault. The device works in auto-retry mode when it keeps low.
7, 10	N.C.	Not connect.
12, 15	SEL _{0,1}	Current sense channel select.
13	CS	Current sense output.

3. Recommended Connections for Unused Pins

Table 2 Recommended connections for unused pins

PIN NAME	CONNECTIONS FOR UNUSED PINS	IMPACT IF NOT USED
OUTPUT _{0,1,2,3}	Floating	No output.
SEn	Floating or ground through 15kΩ resistor	Current sense is not available.
INPUT _{0,1,2,3}	Floating or ground through 15kΩ resistor	All channel is off.
FaultRST	Floating or ground through 15kΩ resistor	Default auto-retry mode.
SEL _{0,1}	Floating or ground through 15kΩ resistor	Can not select current sense channel.
CS	To ground through 1kΩ resistor, floating is not allowed	Current sense is not available.

4. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
DC supply voltage	V _{cc}			40	V
Reverse DC supply voltage	-V _{cc}	-0.3			V
Maximum jump start voltage	V _{ccjs}			28	V
Reverse ground pin current	-I _{GND}	-200			mA
OUTPUT DC current	I _{out}			Internally limited	A
Reverse OUTPUT DC current	-I _{out}	Load limited			A

Parameters	Symbol	Min	Typ	Max	Unit
INPUT DC input current	I_{IN}	-1		10	mA
SEn DC input current	I_{SEn}				
SEL DC input current	I_{SEL}				
FaultRST DC input current	I_{FR}				
FaultRST DC input voltage	V_{FR}			7.5	V
CS pin DC output current	I_{snese}	-20		10	mA
Single pulse avalanche energy(L = 1mH, T_j = 150°C)	E_{AS}			24	mJ
Electrostatic discharge, Human-body model	HBM	-4000		4000	V
Electrostatic discharge, Charged-device model	CDM	-750		750	V
Junction Temperature	T_j	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C

5. Thermal Information

Parameters	Symbol	Value	Unit
IC Junction-to-ambient Thermal Resistance ^{1),2)}	θ_{JA}	25	°C/W
IC Junction-to-board Thermal Resistance ^{1),2)}	θ_{JB}	7.9	°C/W

Notes:

- 1). One channel ON.
- 2). Four layers 2s2p PCB JEDEC JESD 51-7

6. Specifications

6.1. Electrical Characteristics

(VCC = 7 V to 28 V, T_j = -40°C to 150°C, unless otherwise noted, All typical value refer to VCC = 13 V, T_j = 25°C, unless otherwise noted.)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Section						
Operating supply voltage	V_{CC}	4	13	28	V	
Undervoltage lockdown falling voltage	V_{UVLOF}		3.3		V	
Undervoltage lockdown rising voltage	V_{UVLOR}		3.6		V	
Undervoltage lockdown hysteresis	V_{UVhys}		300		mV	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
ON-state resistance	R _{ON}		50		mΩ	I _{OUT} = 2 A; T _J = 25°C
				100	mΩ	I _{OUT} = 2 A; T _J = 150°C
				75	mΩ	I _{OUT} = 2 A; T _J = 25°C; V _{CC} = 4V
V _{CC} -output clamp voltage	V _{CLAMP}	45	48	55	V	I _S = 20mA; T _J = -40°C to 150°C
Supply current in standby mode	I _{SB}			0.5	μA	V _{CC} = 13 V; V _{IN} = V _{OUT} = V _{FR} = V _{SEN} = V _{SELO,1} = 0V; T _J = 25°C
				3	μA	V _{CC} = 13 V; V _{IN} = V _{OUT} = V _{FR} = V _{SEN} = V _{SELO,1} = 0V; T _J = 125°C
Supply current in onstate mode without I _{OUT}	I _{S(ON)}		10	16	mA	V _{CC} = 13 V; V _{OUT} = V _{FR} = V _{SEN} = V _{SELO,1} = 0V; V _{IN0,1,2,3} = 5V; I _{OUT0,1,2,3} = 0A
GND current in onstate mode with I _{OUT}	I _{GND(ON)}			20	mA	V _{CC} = 13 V; V _{OUT} = V _{FR} = V _{SELO,1} = 0V; V _{IN0,1,2,3} = V _{SEN} = 5V; I _{OUT0,1,2,3} = 1A
Bode diode forward voltage	V _{BD}			0.7	V	I _{OUT} = -2 A; T _J = 150°C
Input _{0,1,2,3} section						
Low-level input voltage	V _{IL}			0.9	V	
Low-level input current	I _{IL}	1			μA	V _{IN} = 0.9V
High-level input voltage	V _{IH}	2.1			V	
High-level input current	I _{IH}			15	μA	V _{IN} = 2.1V
Input hysteresis voltage	V _{I(hyst)}	0.2			V	
Input clamp voltage	V _{ICL}	5.3		7.5	V	I _{IIN} = 1 mA
			-0.7			I _{IIN} = -1 mA
FaultRST section						
Low-level input voltage	V _{FRL}			0.9	V	
Low-level input current	I _{FRL}	1			μA	V _{IN} = 0.9V
High-level input voltage	V _{FRH}	2.1			V	
High-level input current	I _{FRH}			15	μA	V _{IN} = 2.1V
Input hysteresis voltage	V _{FR(hyst)}	0.13			V	
Input clamp voltage	V _{FRCL}	5.3		7.5	V	I _{IIN} = 1 mA
			-0.7			I _{IIN} = -1 mA
SEL _{0,1} section						

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Low-level input voltage	V _{SELL}			0.9	V	
Low-level input current	I _{SELL}	1			μA	VIN = 0.9V
High-level input voltage	V _{SELH}	2.1			V	
High-level input current	I _{SELH}			15	μA	VIN = 2.1V
Input hysteresis voltage	V _{SEL(hyst)}	0.13			V	
Input clamp voltage	V _{SELCL}	5.3		7.5	V	IIN = 1 mA
			-0.7			IIN = -1 mA
SEn section						
Low-level input voltage	V _{SEnL}			0.9	V	
Low-level input current	I _{SEnL}	1			μA	VIN = 0.9V
High-level input voltage	V _{SEnH}	2.1			V	
High-level input current	I _{SEnH}			15	μA	VIN = 2.1V
Input hysteresis voltage	V _{SEn(hyst)}	0.13			V	
Input clamp voltage	V _{SEnCL}	5.3		7.5	V	IIN = 1 mA
			-0.7			IIN = -1 mA
Switching characteristics (VCC = 13V, Tj = -40°C to 150°C)						
Turn-on delay time	t _{d(ON)}	10	25	70	μs	RL = 6.5 Ω, VCC = 13 V, Tj = 25°C
Turn-off delay time	t _{d(OFF)}	10	25	70	μs	RL = 6.5 Ω, VCC = 13 V, Tj = 25°C
Turn-on slew rate	dv/dt _{on}	0.2	0.25	0.65	V/μs	RL = 6.5 Ω, VCC = 13 V, Tj = 25°C
Turn-off slew rate	dv/dt _{off}	0.2	0.35	0.65	V/μs	RL = 6.5 Ω, VCC = 13 V, Tj = 25°C
Switching energy losses at turn-on	W _{ON}	0.1	0.2	0.3	mJ	RL = 6.5 Ω, VCC = 13 V
Switching energy losses at turn-off	W _{OFF}	0.1	0.2	0.3	mJ	RL = 6.5 Ω, VCC = 13 V
Pulse skew time (t _{PHL} - t _{PLH})	t _{SKEW}	-30	10	40	μs	RL = 6.5 Ω, VCC = 13 V
Protections						
DC short-circuit current	I _{limit}	21	27	38	A	VCC = 13 V, VIN = 5V
Deglitch time			1		μs	
Auto-retry times in case of fault	n _{RETRY(CR)}	-	5	-		See Figure

Parameters	Symbol	Min	Typ	Max	Unit	Comments
after the Counter reset						
Auto-retry times in case of fault after the first t_{RETRY} activation	$n_{\text{RETRY(NT)}}$	-	1	-		
Retry cycles allowed before channel latch off	$n_{\text{RETRY(CYC)}}$	-	2	-		
Auto-retry time after fault condition	t_{RETRY}	40	70	100	ms	
Counter reset delay time after fault condition	$t_{\text{DELAY(CR)}}$	40	70	100	ms	
Shutdown temperature	T_{TSD}	150	175	200	°C	
Reset temperature	T_{R}	$T_{\text{RS}} + 1$	$T_{\text{RS}} + 7$			
Thermal reset of diagnostic indication	T_{RS}	135				$V_{\text{FR}} = 0\text{V}, V_{\text{SEn}} = 5\text{V}$
Thermal hysteresis (TTSD - TR)	T_{HYST}		7			
Dynamic temperature	ΔT_{j}		60		K	$T_{\text{j}} = -40^{\circ}\text{C}, V_{\text{CC}} = 13\text{V}$
Dynamic temperature hysteresis	$\Delta T_{\text{j}}(\text{HYS})$		20		K	
Fault reset time for output unlatch	$t_{\text{LATCH_RST}}$	3	14	20	μs	$V_{\text{FR}} = 5\text{V to } 0\text{V}, V_{\text{SEn}} = 5\text{V}$
Turn off output voltage clamp	V_{DEMAG}	$V_{\text{CC}} - 45$	$V_{\text{CC}} - 48$	$V_{\text{CC}} - 55$	V	$T_{\text{j}} = -40^{\circ}\text{C to } 150^{\circ}\text{C}$
CS pin to ground clamp voltage	$V_{\text{CSG_CL}}$		7		V	$I_{\text{SENSE}} = 1\text{mA}, V_{\text{CC}} = 13\text{V}$
Current Sense						
K_0	$I_{\text{OUT}}/I_{\text{SEN}}$	-30%	1200	30%		$I_{\text{OUT}} = 0.01\text{A to } 0.05\text{A}, V_{\text{sense}} = 0.5\text{V}$
K_1		-25%	1200	25%		$I_{\text{OUT}} = 0.2\text{A}, V_{\text{sense}} = 0.5\text{V}$
K_2		-20%	1200	20%		$I_{\text{OUT}} = 0.4\text{A}, V_{\text{sense}} = 4\text{V}$
K_3		-15%	1200	15%		$I_{\text{OUT}} = 1.5\text{A}, V_{\text{sense}} = 4\text{V}$
K_4		-10%	1200	10%		$I_{\text{OUT}} = 4.5\text{A}, V_{\text{sense}} = 4\text{V}$
CS pin leakage current	I_{SENSE0}			0.5	μA	$V_{\text{SEn}} = 0\text{V}$
		-0.5		0.5		$V_{\text{SEn}} = 0\text{V}, -1\text{V} < V_{\text{SENSE}} < 5\text{V}$
				10		$V_{\text{SEn}} = 5\text{V}, I_{\text{OUTx}} = 0\text{A}, V_{\text{INPUT0,1,2,3}} = 5\text{V}, \text{channel diagnostic selected}$
				10		$V_{\text{SEn}} = 5\text{V}, I_{\text{OUTx}} = 0\text{A}, V_{\text{INPUT0,1,2,3}} = 0\text{V}, \text{channel diagnostic selected}$
Output voltage for CS shutdown	$V_{\text{OUT_MSD}}$		4.6		V	$V_{\text{SEn}} = 5\text{V}, R_{\text{SENSE}} = 1.2\text{k}\Omega, I_{\text{OUT}} =$

Parameters	Symbol	Min	Typ	Max	Unit	Comments
						4.5A
CS saturation voltage	V_{SENSE_SAT}		4.6		V	$V_{CC} = 7V, V_{SEN} = 5V, R_{SENSE} = 2.7k\Omega, I_{OUT} = 4.5A$
CS saturation current	I_{SENSE_SAT}	4			mA	$V_{CC} = 7V, V_{SEN} = 5V, V_{SENSE} = 4V, V_{INPUT} = 5V, T_j = 150^\circ C$
Output saturation current	I_{OUT_SAT}	4.8			A	$V_{CC} = 7V, V_{SEN} = 5V, V_{SENSE} = 4V, V_{INPUT} = 5V, T_j = 150^\circ C$
Off-state diagnostic						
Off-state open-load voltage detection threshold	V_{OL}	2	3	4	V	$V_{SEN} = 5V, V_{INPUT} = 0V$
Off-state output sink current	$I_{L(off)}$	-25		-5	μA	$V_{INPUT} = 0V, V_{OUT} = V_{OL}$
Off-state diagnostic delay time from falling edge of INPUT	t_{DSTKON}	100	350	700	μs	$V_{SEN} = 5V, V_{INPUT} = 5V$ to 0V
Setting time for valid Off-state open-load diagnostic indication from rising edge of SEN	$t_{D_OL_V}$			60	μs	$V_{SEN} = 0V$ to 5V
Off-state diagnostic delay time from rising edge of V_{OUT}	t_{D_VOL}		5	30	μs	$V_{SEN} = 5V, V_{INPUT} = 0V, V_{OUT} = 0V$ to 4V
Fault diagnostic						
CS pin output voltage in fault condition	V_{SENSEH}	5		7.4	V	
CS pin output current in fault condition	I_{SENSEH}	5	7	15	mA	
Current sense timings						
CS setting time from rising edge of SEN	$t_{DSENSE1H}$			50	μs	$V_{SEN} = 0V$ to 5V, $V_{INPUT} = 5V$, $R_{SENSE} = 1k\Omega, R_L = 6.5\Omega$
CS disable time delay from falling edge of SEN	$t_{DSENSE1L}$			2	μs	$V_{SEN} = 5V$ to 0V, $R_{SENSE} = 1k\Omega, R_L = 6.5\Omega$
CS setting time from rising edge of INPUT	$t_{DSENSE2H}$		60	100	μs	$V_{SEN} = 5V, V_{INPUT} = 0V$ to 5V, $R_{SENSE} = 1k\Omega, R_L = 6.5\Omega$
CS setting time from rising edge of I_{OUT} (dynamic response to a step change of I_{OUT})	$\Delta t_{DSENSE2H}$			100	μs	$V_{SEN} = 5V, V_{INPUT} = 5V, R_{SENSE} = 1k\Omega, R_L = 6.5\Omega$
CS turn off delay time from falling edge of INPUT	$t_{DSENSE2L}$		50	250	μs	$V_{SEN} = 5V, V_{INPUT} = 5V$ to 0V, $R_{SENSE} = 1k\Omega, R_L = 6.5\Omega$




Figure 2 Switching times and switching loss




Figure 3 Off-state diagnostic delay time from falling edge of INPUT




Figure 4 Off-state diagnostic delay time from rising edge of VOUT




Figure 5 Current sense timing

6.2. Typical Performance Characteristics

6.2.1. True table

Mode	Conditions	IN _x	FR	SEn	SEL _x	OUT _x	CS	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	
Normal	Nominal load connected, T _j < 150°C	L	X	Refer to CS address		L	Refer to CS address	
		H	L			H	Refer to CS address	Outputs for auto- retry
		H	H			H	Refer to CS address	Outputs for latch- off
Overload	Overload or short to GND, T _j > 175 °C or ΔT _j > 60k	L	X	Refer to CS address		L	Refer to CS address	
		H	L			H	Refer to CS address	
		H	H			L	Refer to CS address	
Under voltage	VCC < UVLO (falling)	X	X	X	X	L	Hi-Z	
Off-state diagnostics	Short to VCC	L	X	Refer to CS address		H	Refer to CS address	
	Open-load	L	X			H	Refer to CS	External pull-up

Mode	Conditions	IN _x	FR	SEn	SEL _x	OUT _x	CS	Comments
							address	
Negative output voltage	Inductive load turn off	L	X	Refer to CS address		< 0V	Refer to CS address	

6.2.2. Current sense MUX address

SEn	SELO	SEL1	MUX channel	Normal mode	Overload	Off-state diag	Negative output
L	X	X		Hi-Z			
H	L	L	Channel 0	$I_{SENSE} = 1/K * I_{OUT0}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z
H	L	H	Channel 1	$I_{SENSE} = 1/K * I_{OUT1}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z
H	H	L	Channel 2	$I_{SENSE} = 1/K * I_{OUT2}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z
H	H	H	Channel 3	$I_{SENSE} = 1/K * I_{OUT3}$	$V_{SENSE} = V_{SENSEH}$	$V_{SENSE} = V_{SENSEH}$	Hi-Z

7. Protections

7.1. Current limitation

NSE34050Q-Q1 has current limitation to protect the silicon and bonding wire in case of overload or short circuit to ground. In order to allow a higher load inrush at low ambient temperature, Overload threshold is related with VDS and temperature.




Figure 6 Overload current threshold VS VDS




Figure 7 Overload current threshold VS temperature

7.1.1. Retry strategy

While the FaultRST pin is set to low, NSE34050 works in auto-retry mode. Then the channel can be allowed to restart only if all retry conditions have been fulfilled in case of fault condition.

In the fault condition, the channel will be switched on for $n_{\text{RETRY(CR)}}$ times then switch off, after a time t_{RETRY} , the channel will switch on for $n_{\text{RETRY(CYC)}}$ retry cycles then latch off. It is necessary to set the input pin to low for a time longer than $t_{\text{DELAY(CR)}}$ to reset the internal counter to unlatch the channel. The auto-retry timing is shown in Figure 7 and the latch-up timing is shown in Figure 8.





Figure 8 Auto-retry timing






Figure 9 Latch-up timing




Figure 10 Retry strategy

7.2. Thermal shutdown and thermal swing

This device has both absolute and dynamic temperature protection. There are two thermal sensors on the controller and the MOSFET, the one on the MOSFET is the hottest and the one on the controller is the coldest. The absolute temperature protection is to shutdown the MOSFET when the hottest junction temperature exceeds the T_{TSD} , and the dynamic temperature protection is also to shutdown the MOSFET when the temperature difference between the hottest and the coldest exceeds ΔT_j .

7.3. Inductive load voltage clamp

In the case device turns off when driving inductive load, the voltage between VCC and output will exceed VCC. VDS should be clamped to limit the voltage to protect the power MOSFET from breakdown. The clamp voltage is lower than BVDSS of the MOSFET, the energy of inductor is dissipated without damaging the device.

7.4. Reverse polarity protection

In reverse polarity condition, the device will switch on the power MOSFET, so that to reduce the power dissipation on the power MOSFET, which is limited by the load. If power MOSFET is off, reverse current will pass through body diode and cause more power dissipation which may damage the device. What's more, the device integrate a diode in the GND, so that it is not necessary to place a diode outside the GND pin to avoid the reverse current.

7.5. Loss of battery and loss of ground protection

When the load is inductive, then battery is loss of connection, it is recommended to place an external diode to handle the energy of inductor when loss of battery.

In case of loss ground, the power MOSFET will be ensured to switch off to avoid MOSFET on by mistake.

8. Application information




Figure 11 Typical application

8.1. Peripheral connection method of GND pin

Due to the reverse protection inside NSE34050 as detailed in the previous section, the GND pin can be directly connected to the ground of the PCB. In order to be compatible with the GND peripheral connection of other products, a diode in parallel with a resistor can also be inserted between the GND pin and the ground of the PCB. Try to choose Schottky diodes as much as possible to reduce forward conduction voltage drop, prevent excessive rise in the reference ground voltage of the chip. The function of parallel connection R is to limit the reverse current on the GND pin. When the chip drives the inductive load and loses of battery, the inductive current will draw current from the IO pin or GND pin, as mentioned in the previous section. Therefore, it is necessary to add a resistor to the GND pin as a current limiting effect, and the recommended resistance value is 1k. The reason for choosing 1k is due to the reverse on function of the chip. When the VCC and GND of the chip are reversed, there will still be about 2mA of current flowing in. When the Rgnd is too large, the chip will not have enough headroom to turn on power mos during reverse connection.

8.2. MCU IO pin protection

A series resistor is required between MCU IO and chip IO for protection, In order to prevent excessive current drawn from IO during battery reverse connection or loss of battery with inductive load, causing damage to MCU or NSE34050, it is necessary to have an Rpro series resistor between MCU and chip IO. The selection of Rpro values is as follows:

$$\frac{VCC_{\max} - 0.7 - V_{\text{clamp}}}{I_{\text{latchup}}} < R_{\text{pro}} < \frac{V_{\text{OH_mcu}} - V_{\text{IH}} - V_{\text{gnd}}}{I_{\text{IH max}}}$$

Calculation example:

$$VCC_{\max} = 18\text{V}, V_{\text{clamp}} = 6\text{V}, I_{\text{latchup}} = 10\text{mA},$$

$$V_{OH_mcu} = 4.5V, V_{IH} = 2.1V, V_{gnd} = 0.7V, I_{IH_max} = 15\mu A.$$

So it was calculated that:

$1130\Omega < R_{pro} < 113k\Omega$, Recommend using a $15k\Omega$ resistor for protection.

8.3. Selection value of Rsense

According to the mirror current ratio of 1:1200, the maximum current during normal operation is 2A. And the ADC sampling range is calculated as 5V. In order to achieve high sampling accuracy, when the load current is 2A, the voltage drop on Rsense is 4.5V, resulting in a sampling resistance of $2.7k\Omega$. The output voltage of CS pin is calculated as follows:

$$V_{cs} = \frac{I_{load}}{K} \cdot R_{cs}, K = 1200.$$

9. Electrical characteristics curves

at VCC = 13 V (unless otherwise specified)




Figure9.1 Turn on/off




Figure9.2 VDS clamp



Figure9.3 Over current protection in retry mode




Figure9.4 Over current protection in retry mode @85°C




Figure9.5 Over current protection in retry mode @-40°C




Figure9.6 Over current protection in latch mode

10. Immunity against transient electrical disturbances

11. Package and PCB thermal data










Figure 12 Layout example

12. Package Information

12.1. PSSO-16



COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)			
SYMBOL	MIN	NOM	MAX
A	—	—	1.40
A1	0.00	0.05	0.10
A2	1.10	1.20	1.30
A3	0.60	0.70	0.80
bNiPdAu	0.20	—	0.28
Pure Sn	0.21	—	0.30
b1	0.20	0.23	0.26
cNiPdAu	0.19	—	0.25
Pure Sn	0.20	—	0.28
c1	0.19	0.20	0.23
D	4.80	4.90	5.00
D1	3.60	3.80	4.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
E2	2.00	2.20	2.40
e	0.40	0.50	0.60
h	0.30	0.40	0.50
L	0.40	0.60	0.85
L1	1.05REF		
L2	0.25BSC		
R	0.07	—	—
R1	0.07	—	—
S	0.20	—	—
Ø	0"	—	8"
Ø1	10"	12"	14"
Ø2	10"	12"	14"
Ø3	10"	12"	14"
Ø4	10"	12"	14"

13. Revision history

Revision	Description	Date
OV1	Initial version	2022/03
OV2	Some updates	2022/08
OV3	Package information	2023/01
OV4	Add some curves	2023/05
OV5	Modification on 1 st page	2023/06

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd